



SYS88000RKX - 70/85/10/12

Issue 1.5: April 2001

Description

The SYS88000RKX is a plastic 64Mbit Static RAM Module housed in a standard 38 pin Single In-Line package organised as 8M x 8 with access times of 85,100, or 120 ns.

The module is constructed using sixteen 512Kx8 SRAMs in TSOPII packages mounted onto both sides of an FR4 epoxy substrate. This offers an extremely high PCB packing density.

The device is offered in standard and low power versions, with the -L module having a low voltage data retention mode for battery backed applications. On board buffering is provided to reduce output capacitance.

Note: \overline{CS} and \overline{OE} on the module, should be used with care to avoid on and off board bus contention.


Features

- Access Times of 85/100/120 ns.
- Low Power Disapation:
 Operating
 Standby
 -L Version
 11 mW (Max.)
- 5 Volt Supply ± 10%.
- · Completely Static Operation.
- · Equal Access and Cycle Times.
- Low Voltage V_{CC} Data Retention.
- On-board Decoding & Capacitors.
- 38 Pin Single-In-Line package.
- Upgrade from SYS84000RKX (32Mbit).

Block Diagram OE VIE AO-A18 SRAM A19 A20 A21 A10 16 A22 DECODER DE

Pin Functions

Address Inputs A0 ~ A22 D0 ~ D7 Data Input/Output cs Chip Select WE Write Enable Output Enable OE NC No Connect Power (+5V) V_{cc} Ground **GND**



Package Details

Plastic 38 pin Single-In-Line (SIP)

ISSUE 1.5 : April 2001 SYS88000RKX-85/10/12

Absolute Maximum Ratings (1)						
Parameter	Symbol	Min	Тур	Max	Unit	
Voltage on any pin relative to V _{ss}	$V_{_{T}}$	-0.3	-	7.0	V	
Power Dissipation	$P_{_T}$	-	1.0	-	W	
Storage Temperature	$T_{_{STG}}$	-55	-	125	°C	

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operat	Recommended Operating Conditions							
Parameter		Symbol	Min	Тур	Max	Unit		
Supply Voltage		V _{cc}	4.5	5.0	5.5	V		
Input High Voltage		$V_{_{\mathrm{IH}}}$	2.2	-	V_{cc} +0.3	V		
Input Low Voltage		$V_{_{\rm IL}}$	-0.3	-	0.8	V		
Operating Temperature	(Commercial)	T_A	0	-	70	°C		
	(Industrial)	T_Al	-40	-	85	°C		

DC Electrical Characteristics (V _{CC} =5V±10%) TA 0 to 70 °C										
Parameter S	Symbol Test Condition					Unit				
I/P Leakage Current Address, OE, WE	I _{LI}	$0V \le V_{IN} \le V_{CC}$	-16	-	16	μΑ				
Output Leakage Current	I_{LO}	$\overline{\text{CS}} = V_{\text{IH}, V_{\text{I/O}}} = \text{GND to V}_{\text{CC}}$	-16	-	16	μΑ				
Operating Current	I _{CC1}	Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	170	mΑ				
Standby Supply Current TTL levels	l _{SB1}	$\overline{CS} = V_{IH}$	-	-	48	mΑ				
CMOS levels	$I_{\rm SB2}$	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}\text{-0.2V}, \ 0.2 \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}\text{-0.2V}$	-	-	32	mΑ				
-L Version (CMOS)	I_{SB3}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}\text{-0.2V}, \ 0.2 \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}\text{-0.2V}$	-	-	2	mΑ				
Output Voltage	$V_{\scriptscriptstyle OL}$	$I_{OL} = 8.0 \text{mA}$	-	-	0.4	V				
	V_{OH}	$I_{OH} = -4.0 \text{mA}$	2.4	-	-	V				

Typical values are at $\rm V_{\rm CC} = 5.0V, T_{\rm A} = 25^{\circ}C$ and specified loading.

Add 800mA to -L CMOS standby currents to obtain industrial temp range parameters.

Capacitance (V _{CC} =5V±10%,T _A =25°C)	Note: Capacitance calculated, not measured.							
Parameter	Symbol Test Condition	max	Unit					
Input Capacitance (Address, OE, WE)	C_{IN1} $V_{IN} = 0V$	128	pF					
I/P Capacitance (other)	C_{IN2} $V_{IN} = 0V$	10	pF					
I/O Capacitance	$C_{I/O} V_{I/O} = 0V$	160	pF					

AC Test Conditions

Output Load


* Input pulse levels: 0V to 3.0V

* Input rise and fall times: 5ns

* Input and Output timing reference levels: 1.5V

* Output load: see diagram

* V_{cc} =5V±10%



Operation Truth Table

<u>cs</u>	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	Х	Х	High Impedance	I _{SB1} , I _{SB2} , I _{SB3} , I _{SB4}	Standby
L	L	L	Invalid State	~	Invalid
L	L	Н	Data Out	I _{CC1}	Read
L	Н	L	Data In	I _{CC1}	Write
L	Н	Н	High-Impedance	I _{CC1}	High-Z

 $\label{eq:Notes} \begin{array}{cccc} Notes: \underline{H} = V_{IH} & : & L = V_{IL} & : & X = V_{IH} \ or \ V_{IL} \\ \hline \textbf{OE must not be tied low permanently.} \end{array}$

Low V _{cc} Data Retention Characteristics - L Version Only									
Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit			
V _{cc} for Data Retention	V_{DR}	<u>CS</u> ≥ V _{cc} -0.2V	2.0	-	-	V			
Data Retention Current	(2)	$V_{CC} = 3.0V, \overline{CS} \ge V_{CC} - 0.2V$	-	-	2	mΑ			
Chip Deselect to Data Retention	n Time t _{cdr}	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t_R	See Retention Waveform	5.0	-	-	ms			
Notes	(1)	Typical figures are measure	d at 25°	°C.					

- (2) This parameter is guaranteed not tested.
- (3) Add 840mA to -L CMOS standby currents to obtain industrial temp range parameters.

ISSUE 1.5 : April 2001 SYS88000RKX-85/10/12

AC OPERATING CONDITIONS

Read	Cycle
. voud	

		-85	5	-1	0	-1	2	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	85	-	100	-	120	-	ns
Address Access Time	t _{AA}	-	85	-	100	-	120	ns
Chip Select Access Time	t _{ACS}	-	85	-	100	-	120	ns
Output Enable to Output Valid	t _{oe}	-	50	-	55	-	60	ns
Output Hold from Address Change		11.5	-	11.5	-	11.5	-	ns
Chip Selection to Output in Low Z		1.5	-	1.5	-	1.5	-	ns
Output Enable to Output in Low Z		1.5	-	1.5	-	1.5	-	ns
Chip Deselection to O/P in High Z		0	5	0	5	0	5	ns
Output Disable to Output in High 2		0	5	0	5	0	5	ns


Write Cycle

		-8	5	-10)	-1.	2	
Parameter	Symbo	I min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	85	-	100	-	120	-	ns
Chip Selection to End of Write	t_{cw}	75	-	80	-	100	-	ns
Address Valid to End of Write	t _{AW}	75	-	80	-	100	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	60	-	70	-	70	-	ns
Write Recovery Time	t_{WR}	5	-	5	-	5	-	ns
Write to Output in High Z	***	0	35	0	40	0	40	ns
Data to Write Time Overlap	t_{\scriptscriptstyleDW}	40	-	45	-	45	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
Output active from end of write	*** t _{ow}	5	-	5	-	5	-	ns

^{***} Theses signals are the internal Ram signals on the module and are included to assist control signal timing.

SYS88000RKX-85/10/12 ISSUE 1.5 : April 2001


Read Cycle Timing Waveform (1,2)



AC Read Characteristics Notes


- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform(1,4)



ISSUE 1.5 : April 2001 SYS88000RKX - 85/10/12


Write Cycle No.2 Timing Waveform (1,5)



AC Write Characteristics Notes


- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of \overline{CS} and \overline{WE} low.
- (3) If OE, CS, and WE are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) OE is continuously low.
- (6) Address is valid prior to or coincident with \overline{CS} and \overline{WE} low, too avoid inadvertant writes.
- (7) CS or WE must be high during address transitions.
- (8) When \overline{CS} is low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Data Retention Waveform




SYS88000RKX-85/10/12 ISSUE 1.5 : April 2001

Package Information Dimensions in mm



Ordering Information



Note:

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our Products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director